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I. INTRODUCTION
With the widespread use of technologies like digital television, internet streaming video and DVD video, video compression has become an inevitable component of broadcast and entertainment media. Currently, the video codec that achieves the highest data compression without sacrificing on the picture quality is the MPEG-4 Part 10 Advanced Video Coding, also known as the H.264 [1] . This codec has many new features such as intra-frame prediction, 4x4 integer transform, quantization, context adaptive entropy coding, deblocking filter etc., which were not available in the earlier standards.
The present work has realized some of the above features such as 4x4 integer transform and quantization. The implementation conforms to the baseline, main as well as extended profiles since only Intra frames are used. Qiang Peng and Jin Jing [2] have reported an implementation of the H.264 encoder using a 32-bit RISC CPU on a single chip running on Linux operating system, which can process PAL, SECAM or NTSC video at 80 MHz. This paper is organized as follows: A parallel algorithm is presented in Section II for evaluating the transform and quantization suitable for high speed implementation on FPGA/ASIC. Section III deals with the architecture of the proposed schemes and Section IV with the implementation of the design in the FPGA. Results are discussed in Section V and conclusions are presented in Section VI.
II. ALGORITHM FOR PARALLEL MATRIX MULTIPLICATION OF INTEGER TRANSFORM AND QUANTIZATION
A parallel algorithm that is capable of being highly pipelined has been developed for the DCT/IDCT by one of the authors earlier [3] . Basically, the same algorithm is adapted for computing the integer transform in the present work so that it is suitable for FPGA/ASIC implementation. The core integer transform is expressed as two-stage matrix multiplication as shown in "(1)". The scaling factors specified in the standard are not shown in this equation since the same will be absorbed in the computation of quantization as MF. The values X 00 to X 33 are the pixel inputs. C and C' (the transpose of C) are constant matrices. W, containing elements W 00 to W 33 is a matrix of coefficients after transforming the matrix X.
Each of the transformed coefficients W ij is quantized by a scalar quantizer specified as in [4] . A total of 52 values of quantization step size (Qstep) are supported by the standard and these are indexed by a Quantization Parameter, QP. Qstep doubles in size for every increment of 6 in QP. The wide range of quantizer step sizes makes it possible for an encoder to accurately and flexibly control the trade-off between bit rate = Or in short, W = C * X * C' 
where qbits = 15 + floor(QP/6) and MF is a multiplication factor specified in the H.264 reference model software of the standard. In the present implementation, we have chosen (QP mod 6) = 4, i.e., the encoder can use QP values of 4, 10, 16, 22 etc. depending on the user's choice. This requires that a coefficient be multiplied by 8192, 3355 or 5243 depending on its position (0, 0), (0, 2), (2, 0), (2, 2); (1, 1), (1, 3) , (3, 1) , (3, 3) or others in the matrix W.
The proposed algorithm for the integer transform and quantization is as follows:
1. Multiply/add the first row of C with each column of X one after another to generate the first row of partial products, P 00 -P 03 . Multiplications involved are trivial since 1, -1, 2, -2 are the multiplying constants. 2. Multiply/add the second row of C with each column of X one after another to generate the second row of partial products, P 10 -P 13 . Concurrently multiply the first row of partial products P 00 -P 03 (generated in the previous step) with each of the columns of C' one after another to generate the first row of integer transformed coefficients. Pipeline the quantization (multiplication with MF) as per " (2)" immediately after each integer coefficient Wij is generated. It may be noted that the computation 2 qbits is just right shift operation dispensing with division. In this step the quantized coefficients Zij are generated. 3. Repeat the step 2 for the third and fourth rows of C to generate the rest of the sixteen quantized coefficients.
III. ARCHITECTURE OF THE INTEGER TRANSFORM AND QUANTIZATION PROCESSOR
An image or a frame in a sequence of motion pictures is processed macro block after macro block in the raster scan order as shown in " 
IV. FPGA IMPLEMENTATION
The integer transform and quantization algorithm and various modules described in previous sections were coded in Verilog, simulated using ModelSim, synthesized and place and routed using Xilinx Project Navigator ISE 8.2. The target Image/Frame device chosen was Xilinx Vertex-II Pro XC2VP30 -7 FF896 FPGA since the board available in our laboratory is based on this FPGA. The core parts of the H.264 video encoder design (Transform and Quantization) described earlier utilize 1,057,000 gates and 192 numbers of dual port RAMs with 828 numbers of occupied slices. The maximum frequency of operation is 208 MHz. This works out to a frame rate of 50 per second for a picture size of 1024x768 pixels. Since we need to implement the inverse quantization and inverse transform later on, the frame rate for a complete H.264 video encoder will ultimately reduce to 25 frames per second. Thus, the claim of processing video sequences of size 1024x768 pixels at 25 frames per second is feasible.
V. RESULTS AND DISCUSSIONS
The H.264 Video Codec was first implemented in Matlab in order to estimate the quality of the reconstructed image and the compression that can be achieved. In addition, Matlab output serves as a reference for verifying the Verilog output. Subsequently, the core modules of the encoder such as the transform and quantization processor as described earlier were realized using Verilog for ASIC/FPGA implementation. The resulting qualities of the reconstructed images obtained using Matlab and Verilog compare favorably as can be seen from " 
VI. CONCLUSIONS
An FPGA implementation of the core processors of H.264 video encoder, namely, the transform and quantization processors has been presented. The results were compared by considering the images which are of different sizes. The gains obtained vary with the video sequence. The 4x4 integer transform used is significantly simpler and faster than the 8x8 DCT used in MPEG 2. A significant improvement over MPEG 2 is the reduction of blocking artifacts, especially for high compression. The desired compression can be selected by the user in the implemented processor. The implementation produces high resolution, high quality reconstructed pictures and compares favorably with another implementation. The processor is implemented on a Xilinx Vertex -II Pro XC2VP30 FPGA. The gate count of the implementation is approximately 1 Million working at a frequency of 208 MHz. It can process 1024x768 pixel color images in 4:2:0 format at 25 frames per second. The reconstructed picture quality is better than 35 dB. Currently, work is under progress for coding the intra-prediction, inverse quantization and inverse transform. 
